Any SystemVerilog support at all? For better or worse, at least some SV constructs are leaking into a lot of RTL code.