Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

CVC is a truly industrial strength Verilog simulator, something that the EDA world desperately needs. It WILL do FULLY back-annotated SDF simulations for ASIC and FPGA designs, it is compiled and FAST, and is open source.

It is a project that definitely deserves attention.




Consider applying for YC's Fall 2025 batch! Applications are open till Aug 4

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: