Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
hinkley
on Nov 9, 2023
|
parent
|
context
|
favorite
| on:
Core to core latency data on large systems
I would presume the first couple of layers of silicon would be wires instead of gates. At least at the edges. Top left to top right, Bottom left to bottom right, top left to bottom left, top right to bottom right.
The middle of the chip could contain logic.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
The middle of the chip could contain logic.