I would have believed the chip designer. He explained the problem (an issue involving synchronization between different clock domains in this case) and why the workaround (that WE had to figure out, without help from the vendor) was correct.
The sample drivers written by the company were all buggy, by the way. They wound up doing a cut-and-paste with our workaround in their next board support drop.