the iCE40 chip used is supported by icestorm/yosys/nextpnr stack.

But I do not know if the Xilinx reversing effort supports the Xilinx chip. That project is in a much earlier state of development.

And I do have to wonder if an ecp5 (supported by trellis project) wouldn't have been able to do the job.